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Abstract 
The rapid development of electronic warfare put a higher demand on radar performance, not only requires large 
bandwidth, high resolution, the adoption of a variety of signal processing, real-time processing speed is improved 
greatly. At the same time the signal processing operations rapidly increase in data throughput. With the great advance 
of large scale integrated circuit technology, the digital signal processor (DSP) as the core of digital signal processing 
was adapted to these requirements. This paper designed and achieved a system for radar target parameters processing 
using AD's ADSP-TS201 DSP chip. Experimental results show that the system has a high operation speed, real time 
and multi-parameter handling capability. 
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1.Introduction 
Eelectronic warfare capabilities have become key factors to determine the outcome of war, it’s no 
doubt that radar play an important role as one of the electronic warfare eyes. Various factors together, 
increasing demands on the radar, mainly: to wide bandwidth signal processing, processing speed to meet 
the real-time, and more parameters to be done. High performance DSP core for the radar signal 
processing has become the key. With the development of VLSI technology and signal processing chip 
architecture to upgrade, especially in DSP and FPGA technology [1,2], the digital signal processor has 
been widely used in a variety of implementations. DSP + FPGA solution to achieve the most flexible 
and more suitable for high-speed, and real time digital signal processing systems, The greatest strength 
is empowered, algorithms for acquiring more information after the signal being flexibly processed. 
Therefore, this paper used the AD's new DSP chip [3] and the Xilinx’s XCFI6PFSG48C FPGA to 
design and implementation the target parameters processing system. 
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2.System hardware design 
RF radar range is about 0.3 - 100GHz, commonly used frequency is at 2-18GHz, the radar signal 
bandwidth up to 1GHz. In practical applications, it’s need to design wideband for radar monitor bandwidth 
to receive the total radar signal pulse also in addition to monitoring the divided airspace. In the system, the 
broadband radar signals was changed into base band signals by down frequency converter and analog 
front-end selection frequency filter, then sampled by high-speed ADC, and passed through the data cache 
and Data Rate Conversion system composed of channel digitalization module, finally the I/Q base band 
were sent to the DSP system for parameter estimation. The receiving system structure is shown in Figure 1. 
Fig. 1 Block diagram of radar receiver 
Currently, the general purpose DSP can rapidly work at complex digital signal processing and 
computing, but the frequency of wide-open environment requires the signal A/D sampling rate high, so that 
A/D output data rate is higher at least one order of magnitude than the rate of back-end DSP processing, 
which has become a bottleneck to the development of radar digital receiver system. There are two aspects 
to solve this problem; one is to insert a data rate transformation module between the high-speed A/D and 
the relatively low-speed DSP to reduce the A/D high speed data stream to a low speed that DSP can handle. 
Meanwhile, it can retain effective information without distortion; the second is to choose high-speed DSP 
as far as possible, to accommodate high-speed data streams. 
The DSP chips are the core device of the signal processing system, the choice should be based on the 
actual system needs to determine, the main consideration aspects for chip select is as following: 
x  Algorithm format. There are many DSP algorithms, most DSP processors using fixed-point 
algorithms, in which the number is expressed as an integer or decimal between -1.0 to +1.0. Some 
processors use floating-point presentations, including a mantissa plus exponential form. Floating-
point algorithm is a more complicated conventional method which using floating-point data to 
achieve a large dynamic range of data. Floating-point DSP is easier to program than the fixed-point 
DSP, if the request is easy to develop and a wide dynamic range, high precision.  
x Operation speed. The operation speed is a key to determine the processor whether meets the design 
requirements or not. The most basic method speed characterization is the processor instruction 
cycle, namely the fastest processor instruction execution time required. Instruction cycle divided 
by the reciprocal of one million, multiplied by the number of instructions executed per cycle, the 
result shall be the maximum processor speed, in units of millions of instructions per second MIPS. 
x Data width. All word width of floating-point DSP is 32-bit, fixed-point DSP word width is 
generally 16, while 24-bit and 20-bit DSP. As the word width has a great relationship with the 
DSP's external dimensions, pin number and size of memory, so the word width directly affects the 
cost of the device. On the choice of fixed and floating point, it need to weigh the word width and 
development complexity. 
2.1.FPGA and other peripheral chips Selection 
FPGA using Xilinx's XCSVLX30, FFG676 package [3]. Xilinx Virtex-5 is the world's first 65nm 
FPGA products of ExpressFabric innovative architecture, is the ultimate system integration platform. 
Through the use of innovative ExpressFabric architecture, Virtex-5 family of performance is lifting up 
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least 30%, reduced 30% lower dynamic power, area is reduced 45%. Virtex-5 FPGA provides four kinds of 
new platforms, each platform to use the new 550MHz clock technology, 1.25Gbit / s LVDS I/O and 
performance optimization blocks of the IP to achieve high-performance logic, serial connectivity, signal 
processing and embedded processing performance and other resources. FPGA in the Virtex-5 series, LX 
platform is for high performance general-purpose logic design. XCSVLX30 [7] provides a 1152Kbit of 
RAM, 4 DCM, 400 I/O, to meet most design requirements. 
The Flash configuration of FPGA chip is Xilinx Inc. XCFI6PFSG48C, 16Mbit [6]. 
2.2. chain intersection 
ADSP TS201 S chain has four full-duplex communication ports to provide point to point data 
communication mode, can realize data communication between ADSP TS201S, it also can be achieved 
communication between other line equipments with chain crossing agreement. The junction of the chain 
link between ADSP TS201 is shown in Figure 2. 
Fig.2 ADSP TS201 junctions between the chain link 
2.3.Hardware Implementation of Signal Processing System 
The a architecture of hardware digital signal processing board includes two parts DSP and FPGA, DSP 
signal processing board is the core of the device, to bear most of the signal processing tasks, but external 
interfaces of the ADSP-TS201 S is single, so the FPGA part is used as the central controllers to extend 
peripheral interfaces, such as RS232, USB, RJ45, etc.. It also includes an external memory, external 
interface, power supply and clock parts. 
3.DSP programming
3.1. DSP Initialization 
It’s required for user to define the initialization according to the working methods when DSP began 
the running. The initialization mainly configures the system control register (SYSCON), SDRAM register 
(SDRCON), DMA registers, interrupt registers and FLAG register set. The initialization process is shown 
in Figure 3. 
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Fig.3 DSP Initialization Flow chart 
When initialized the DSP, the first is to ban the global interrupt and mask all interrupts, this can 
guarantee the initialization process not influenced by the internal exception, and then to initialize the 
various registers. 
3.2.DSP chip bootloader 
   The program guide of DSP chip is an important part of the system, if the program does not guide, load, 
then the entire DSP system will not work.  ADSP TS201 S boot loader mode supports a variety of 
procedures: 
x  EPROM boot mode: through the processor external bus program guide and load; 
x  Host boot mode: The host or as a host of other processors, to achieve processor guidance and 
procedures load; 
x  Chain junctions guide way: through the processor chain junctions to achieve the program guide 
and the load; 
x Non-guided way: through different external Strap signals, the process started from different 
addresses within the memory. 
In the system, the off-line is needed for DSP bootstrap to run, so use the first boot load means to 
guide the EPROM. This mode is determined by the pins BMS level state, the input state of pin BMS is 
dynamic. When reset the processor, if in some continuous system cycle of BMS pin state is low , then the 
processor will choose EPROM as boot mode and procedures guide, and after a certain time the pin BMS 
will be transformed into output pins, as a chip select signal of EPROM  to guide the process. So if set the 
processor EPROM boot, then a strong need to use an external pull-down to make pin BMS is low when the 
processor reset. 
3.3.DSP signal processing algorithms 
Since the data acquisition board channelized part have done the detection whether the signal exists or 
not, so the DSP signal processing algorithms mainly consists of detection and fixed or floating-point data 
conversion, signal modulation type recognition, to estimate the parameters for different types of pulse, with 
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the inner pulse parameters to separate the pulse and estimate the parameters within pulses. The overall 
processing algorithm flow is shown in Figure4. 
Fig.4  Flow chart of signal processing 
Algorithm for signal type identification module by comparing the signal bandwidth variation before 
and after square to judge the signal type, for linear FM signal the bandwidth is larger after the square and 
vice versa for the second phase coded signal. The bandwidth of a simple pulse is zero before and after 
square. The algorithm flow is shown in Figure 5. 
Fig. 5 flow chart of the signal type identification algorithm 
The pulse signal internal parameter estimation is divided into three cases of that simple pulse, linear 
FM signal and the phase coding signals. Simple pulse signal did FFT first to obtain the initial test 
frequency. Linear FM signal multiplied by the conjugate method of delay estimated modulation slope, 
multiplied by the conjugate method of reverse its initial frequency estimates. The BPSK signal first was 
squared and then did FFT to get the initial test frequency, as the signal type identification is also needed on 
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the square of the signal do FFT, so the two can share, and then through the Gabor wavelet method to 
estimate the code rate. 
The system was designed to receive six pulse data, using the interrupt service subroutine for counting 
the pulse number, and then for the received data of each pulse, the pattern identification and parameter 
estimation were worked out. When completed the parameter estimation of the six pulses, the six signals 
were to separated, finally, according to the estimated the pulse signal type and the corresponding 
parameters to complete the pulse grouping and estimation of the pulse repetition interval (PRI). 
4.Conclusion 
Using the high-performance devices of ADI's Tiger SHARC series floating-point digital signal 
processor ADSP TS201 S and Xilinx Inc. Virtex-5 family of digital signal processing solutions solved the 
real-time processing problems of wideband radar receiver. Designed the system hardware based on the 
ADSP TS201 S and XCSVLX30, achieved the two target parameters estimation and pattern identification. 
It’s of great value for the research of radar. 
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